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Chapter 1. Introduction
This thesis presents a second-order switched-current bandpass delta-sigma
modulator. Circuits which realise each of the component blocks in the modulator are
discussed and an integrated circuit containing the entire modulator has been fabricated in a
1.2gm N-well SCMOS process. Fabrication services were supplied courtesy of Orbit
Semiconductor.
1.1 Motivation
The increased use of digital signal processing in CMOS integrated circuits has
driven the development of analog-to-digital converters (ADCs) to serve as an interface
between the analog and digital domains. These ADCs produce high-speed high-resolution
digital representations of the input signal at their output. Hence they enable real world
signals which are analog in nature to be processed with digital circuitry.
Delta-sigma modulation is currently a very popular technique for making high-
resolution analog-to-digital and digital-to-analog converters. These oversampled data
converters have several advantages over Nyquist-rate converters, including an insensitivity
to many analog component imperfections, a simpler anti-aliasing filter and reduced
accuracy requirements in the sample-and-hold. These desirable features are achieved by
i)sampling the signal at a rate many times greater than that demanded by the
Nyquist criterion,
ii) shaping the quantization noise in such a way that the quantization noise in the
band of interest is reduced. [1]2
Bandpass delta-sigma ADCs provide the means to perform high-resolution
conversion of narrow-band signals at frequencies in the MHz range while retaining most of
the advantages of traditional delta-sigma converters. Bandpass delta-sigma ADCs find
application in digital communication systems, spectrum analysers and special purpose
instrumentation. They can be used in the front-end of radio receivers, allowing direct
conversion to digital at either intermediate or radio-frequency.
Bandpass modulation is more attractive than translating the signal to baseband and apply-
ing lowpass modulation since the former leads to simpler circuits and is not subject to
such nonidealities as 1/f noise and errors in the mixing process. Switched-capacitor imple-
mentations of bandpass modulators have been reported to operate with sampling rates as
high as 7.2 MHz [2], but switched-current implementations have the potential for much
higher speeds[3]. Furthermore, SI circuits are compatible with digital processes where lin-
ear capacitors are not available. These two factors are the motivation for exploring SI real-
izations of bandpass modulators.
This thesis builds on the work of [4] and [5] and also investigates anew design for
the current memory cell.
1.2 Thesis Outline
The fundamentals of delta-sigma modulation, bandpass delta-sigma and switched-
current topologies are presented to the reader in Chapter 2. Chapter 3 investigates a new
design for the current memory cell. Chapter 4 discusses the design of various blocks in the
modulator. Test results of the chip are discussed in Chapter 5. Chapter 6 concludes the
thesis and gives directions for future work.3
Chapter 2. Delta-Sigma Background
This chapter discusses some fundamental principles involved in delta-sigma
modulation and reviews the state-of-the-art in bandpass delta-sigmaconverters and
switched-current circuits.
2.1 Quantization
The basic common component of all ADCs isa quantizer. Conversion from a
continuous amplitude analog signal to a discrete amplitude representationcan be modelled
as a process that adds quantization noise to the signal. The peak-to-peak amplitude of the
noise is the size of the quantizer's smallest step, or its least-significant-bit, A,so that more
accurate quantizers add less noise to the signal. Uniformly distributed white quantization
noise has a total power of 6e
2=02 /12, evenly distributedbetween -f,J2 and fs12 (where fs
is the sampling frequency). [6]
Delta-sigma converters add large amounts of quantization noiseto a signal, but with
large amounts of oversampling and noise-shaping, the quantizationnoise is moved out-of-
band, resulting in converters with very high signal-to-noise ratios(SNR).
2.2 Oversampling
In any sampled data system, all frequencies above one-half thesampling rate, f,/2,
are aliased and mirrored about fs/2 to appear as lower frequencies. Frequencies above fs12
will fold into the signal band and corrupt useful information.To eliminate aliasing, a
lowpass anti-alias filter is required prior to the samplingprocess to remove all frequencies
that will alias around fs/2 and fold into the signal band.4
With Nyquist-rate sampling, the input signal occupies the entire band from DCto
fs/ 2.With oversampling, or sampling at a rate greater than the Nyquist rate, the signal
occupies the band only from DC up to fs / 2R, where R is the oversampling ratio. This
relaxes the constraints placed on the anti-aliasing filter,as the first image frequencies that
will fold into the signal band appear after a much wider transition band. Also, the white
quantization noise power in the band of interest decreases bya factor of R . This allows one
to achieve conversion more accurate than the resolution of the quantizer, with an increase
of one-half bit for each octave increase in the oversampling ratio. [7]
2.3 A lowpass delta-sigma modulator
Delta-sigma modulation relies on oversampling and noise-shaping. Oversampling
is the act of sampling a signal at a rate above the Nyquist rate.The oversampling ratio, R, is
given byfl(2fB),where fs is the sampling frequency and fB is the signal bandwidth.
Noise-shaping is the process of shaping the spectrum of the quantization noise.Noise-
shaping is achieved by embedding the quantizer in a feedback loop and thuscan be used to
spectrally separate the noise from the input signal. Subsequent filteringcan then remove
the out-of-band quantization noise and thus leave only the desired signal behind.
A first-order delta-sigma modulator consisting ofan analog integrator, a single-bit
ADC, a single-bit DAC and a digital filter is shown in Figure 2.1. Theoutput of the
modulator is given by
V (z) =U (z) + ( 1 z 1) E (z). (2.1)
In the above relation V is the output, U is the input and E is thequantization error.
It is apparent from the above equation that the quantization noiseis frequency-shaped by
the high-pass transfer function ( 1z1). Although the totalquantization noise is increased,
the low frequency energy of the quantization noise is reduced. The digitallowpass filter5
removes the out of band noise and produces a high-resolution digital representation of the
input. The in-band noise power for this modulator is given by [9]
712132 2No
3
e R-3. (2.2)
This shows that an octave increase in R reduces the in-band noise by 9 dB, which
corresponds to a 1.5 bit increase in the resolution of the converter. In principle, the in-band
noise can be made as small as desired, provided R is large enough. The resolution ofa delta-
sigma converter is thus improved by clocking faster (which is easy) and not by making
larger, more sensitive analog circuitry (which is hard).
An important property of single-bit modulators is what is commonly referred toas
"inherent linearity." This property refers to the fact that any static two-level DACcan be
modelled with a linear gain and an offset. The offset translates intoan offset of the input,
and the gain merely scales the input. As a result, gain and offseterrors do not cause
distortion and the conversion is "linear."
The first-order modulator uses only first-order noise-shaping and hence requires
large oversampling ratios in order to achieve high resolution. Higher order modulators
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overcome this disadvantage by using a high-order noise transfer function. Eq.(2.3)shows
how the output of a general single-quantizer modulator consists of noise and signal
components and Figure2.2shows the general structure.
Y (z) = G(z) U (z)+ H(z)E (z) (2.3)
In this equation G(z) is the signal transfer function (STF) and H(z) is the noise transfer
function (NIT). Typically, for an order-n modulator,H(z)is given by
H (z)
zn+an -1zn -1+...+an
(Z1) n
(2.4)
The denominator coefficients an1,a0must be chosen such that the modulator is
stable. Although this is an unresolved problem, rules of thumb suchas I1H1I .< 1.6 (Lee's
rule [8]) work well in practice. The in-band noise power for the generalcase is given by
N2=
2 2
7Ce
(2n+ 1)R
2n + 1
1
(an_i+ an_2... +a0)2.
(2.5)
Eq.(2.5)shows that an octave increase in R increases the resolution byn +0.5bits,
resulting in a higher resolution at a given value of R than the first order modulator.7
Notwithstanding the performance advantages offered by high-order modulation, an
oversampling ratio on the order of 32 is still needed to achieve 16-bit resolution [11]. Thus,
the clock frequency must still be significantly higher than the upper frequency of interest.
For high-frequency signals, this means that the modulator will be operated at the limit
imposed by the technology. As the next section shows, bandpass modulators can overcome
this limitation to some degree.
2.4 Pole-Zero Placement of NTFs
Lowpass delta-sigma converters place NTF zeros near co = 0 in order to null
quantization noise in a narrow band around DC. This noise shaping can be extended to the
bandpass case by placing the NTF zeros at a non-zero frequency con. Quantization noise is
nulled in a narrow band around coo, such that the output bit-stream accurately represents the
input signal in this narrow band. Figure 2.3 compares the pole/zero locations of the NTFs
for lowpass and bandpass modulators.
CO =
b) Bandpass
Figure 2.3: The pole/zero locations and passbands of the noise transfer
functions for a) lowpass and b) bandpass AZ modulation.8
In both lowpass and bandpass modulators, the oversampling ratio is defined as one-
half the sampling rate divided by the width of the band-of-interest. In this way,a bandpass
modulator centred at 0 = it / 2 with a bandwidth of it (conversion at the Nyquist rate) has
an oversampling ratio of one.
For narrowband signals away from DC, the band-reject noise-shaping of a bandpass
delta-sigma converter results in high signal-to-noise ratios at significantly lower sampling
rates than are required for lowpass converters. Consider a signal centered at 1MHz with a
10 kHz bandwidth. With a 10MHz sampling rate, a lowpass converter would provide 5
times oversampling whereas a bandpass converter would achieve 500 times oversampling.
[7]
2.5 Bandpass delta-sigma data Converters
A conceptual diagram of a bandpass ADC is illustrated in Figure 2.4. The band-
reject noise-shaping of bandpass delta-sigma converters results in high signal-to-noise
ratios for narrow-band signals not centered at DC. Since bandpass delta-sigma modulators
operate in much the same manner as conventional (lowpass) modulators they retainmany
of their advantages over Nyquist-rate converters.
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Figure 2.4: A bandpass ADC based on a bandpass AZ modulator.9
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The primary motivation for the development of bandpass converters is the
simplicity they impart to systems dealing with narrowband signals. Examples of such
systems include RF communication systems, spectrum analyzers and special-purpose
instrumentation for narrowband sources. In the context ofa communication system, early
conversion to digital at either the IF or RF stage results ina more robust system and
provides opportunities for dealing with multiple broadcast formats. As shownin
Figure 2.5, the competing "zero-IF" receiver architecture does quadrature mixingwith
analog components while the bandpass modulator does mixing digitally.10
x(n) Resonator
Quantizer
Il I I-+,,-- y(n)
to the digital
filter/decimator
Figure 2.6: A conceptual bandpass noise shaping feedback loop.
In a manner analogous to a lowpass modulator, a bandpass delta-sigma modulator
can be constructed by connecting a filter and quantizer in a loop as shown in Figure 2.6.
The resonator may be implemented as a discrete-time filter using, for example, switched-
capacitor or switched-current technology, or it may be implemented as a continuous-time
filter. The quantizer may be multi-bit or single-bit, and the loop may use multiple
quantizers. In this work, we use a single-bit quantizer and implement resonators in
switched-current technology. The in-band noise power for a bandpass modulator of order
2n is given by
2
TC Ge
2 sincoo)n
n
2N =
(2n + 1) R2n +1ID (ej(°°)1 )
(2.6)
where coo is the normalized radian center frequency. From Eq. (2.6) it is evident that for
every octave increase in R the resolution increases by n + 0.5 bits.
2.6 Why Switched-Current?
The conventional technique used to implement delta-sigma modulators is switched-
capacitor technology. However, switched-capacitors are not fully compatible with digital
CMOS processing technology. Switched-capacitors traditionally require high quality linear
capacitors, which are usually implemented using two layers of polysilicon. The second
layer of polysilicon is not needed by purely digital circuits and may become unavailableas11
process dimensions shrink to the deep submicron range. The trend towards submicron
processes is also leading to a reduction in supply voltages, directly reducing the maximum
voltage swing available to switched-capacitors and consequently reducing the maximum
achievable dynamic range. With lower supply voltages the realization of high-speed, high-
gain operational amplifiers will become more difficult. The difficulties faced by switched-
capacitors in coping with the advance of digital CMOS technology has revived interest in
switched current techniques. The other advantage of switched-current circuits is that they
are reputed to be faster than conventional switched-capacitor circuits. [10]
2.7 Current Copiers
The basic building block of switched-current circuits is a current copieror a current
mirror. Shown in Figure 2.7(a) is a current memory built witha current mirror. In the initial
track phase (phase 1), the input current is stored as a voltageon the Cgs of M1 and M2. In
the complementary hold phase (phase 2) the transistor M2 tries to holdat its output the same
amount of current as M1 memorized in the track phase. Current scalingcan be done easily
in this kind of circuit but mismatch between the transistors isa significant source of error.
The dynamic current copier shown in Figure 2.7(b)overcomes the mismatch problem by
using only a single transistor. In the track phase transistor M1 is diodeconnected and the
voltage corresponding to the input current is storedon the Cgs. The same current is held at
the output in the hold phase by the voltage stored on Cgs. Since the dynamiccurrent copier
uses only one transistor, transistor matching is not an issue. However scaling is easier with
the current mirror configuration. Both current-copiers andcurrent mirrors perform the
storage operation needed by signal processing. Addition of signalcurrents is done by
routing those currents into a common node. Thus, all the arithmeticfunctions such as
summation, inversion, delay and scaling which arenecessary for signal processing can be
performed by switched-current circuits.(a)
12 12 12
Two-phase non-overlapping clock
Figure 2.7: MOS current memory cells.
(b)
iout (2) = -i(1)
12
Unfortunately, circuits built with the simple current copier are notas accurate as
switched-capacitor circuits. For example, if the Vds of M1 changes (due to the load) in
phase 2, there will be an error in the output current due to channel length modulation. Since
the output impedance of a single MOS transistor cannot be madevery high relative to the
load without using extremely long devices, this circuit is not suitable for high-speed high-
accuracy applications. In order to overcome this problem improved structures have been
developed.
The regulated cascode current copier (RC3) shown in Figure 2.8 isan enhancement
of the basic dynamic current copier [13]. Although the operation of thestructure is similar
to that of the dynamic current copier, it has improved voltage swing and higheroutput
impedance. The operating principle of the regulated cascode circuit isas follows.
Transistor M1 converts the input voltage corresponding to the inputcurrent into a drain
current iout that flows through the drain-source path of M3 to the output terminal in phase
2. To obtain a high output resistance, i.e. to suppress channel-length modulationin M1, the13
12 12 12
two-phase non-overlapping clock
Figure 2.8: The regulated cascode current copier. (RC3)
drain-to-source voltage of M1 is regulated. This is accomplished by a feedback loop
consisting of an amplifier (M2 and 42) with M3 acting as a follower. Since M2 carriesa
constant current, any change in Vdsi is detected, amplified and fed back in the loop formed
by M2 and M3. In this way the drain-source voltage of M1 is regulated toa nearly constant
value. It should be noted that the feedback mechanism upon which the stabilization is based
works even if M1 is driven into the ohmic operation region. This feature extends the usable
range for the output signal. The Vdsi voltage variations are reduced by approximately a
factor of (gmrds)2 which can be as high as 1000. In the track mode the input resistance is
1/gm, which is in the Id2 range, while the output impedance in hold mode is approximately
g2mrd3s, which is in the MCIrange. This allows interconnections of cells to have a high
current transfer efficiency.
Compared to a simple cascode, the minimum output voltage of the regulated
version is lower by 30-60% while the output conductance and feedback capacitancesare
lower by 1000 times [14]. So for increased dynamic range, increased output impedance and14
faster settling time, the regulated version is better than the simple cascode. For VLSI and
high-frequency circuits, transistors with minimum feature size are often used. Such
transistors exhibit pronounced channel-length modulation and carrier multiplication, even
at relatively low voltages, as well as a moderate transconductance. In such cases RC3 can
be used. However the design of the current source Igi for RC3 is quite complex and it was
observed to occupy more than 50% of the chip area [5]. This is a major drawback of RC3.
A more detailed analysis of this circuit is postponed to Chapter 4.
Another current copier of considerable interest is the simplified current copier
(SC2) because ofmany potential advantages over the regulated cascode current copier,
RC3. These will be dealt with in detail in Chapter 3. The topology for SC2 is shown in
Figure 2.9. Its operation is very similar to the other copiers in that it replicates the current
it memorized in phase 1 during phase 2. One advantage of SC2 that clearly stands out is that
the input impedance when the whole cell is diode connected is given by 1 /Ag. where A
is the amplifier gain. The input resistance of the cell is reduced by a factor equal to the
(b)
iota (2) =(1)
two-phase non-overlapping clock
Figure 2.9: The simplified current copier (SC2)15
amplifier gain thus achieving high rout/ rin ratios without necessiating cascoding of the
memory transistor. Also called the op-amp active current memory cell, this current copier
has been found to be difficult to keep stable. [10]
2.8 The Eighth-Order Modulator: S18
The eighth-order bandpass modulator in Figure 2.10 was designed by applyinga
pseudo N-path transformation, z > z2 to a lowpass fourth-order modulator [4]. The
zeros of H(z) are thus mapped from DC to ±n/2 and the integrator transfer function
becomes 1/ (1 + z2).This transformation places the center frequency at coo= n/2, and
thus for a fixed center frequency the sampling frequency is dictated by the relation
fs= 4f0. The advantage of z ---> z2 transformation is that it does not affect the dynamics
of the prototype [4]. Specifically, the modulator behaves as a pair of multiplexed lowpass
modulators with alternate samples of each modulator negated. Asa result, the bandpass
modulator is stable if and only if the lowpass modulator is and the SNRcurves of the
modulators are identical.
For an application of conversion of 10 MHz±150 KHz signals with 15-bitaccuracy
(SNR= 90 dB), a choice of coo = ic/2 gives an oversampling ratio of 66.67 for the eighth-
-z
1 + z
0.235
-z-
1 + z
-z
+ z-2
-0.537
-z
1 +z
Figure 2.10: The block diagram of the eighth-order bandpass modulatorav
B
30
o_
0
-20
-40
-60
-80
-100
0 2 4 6 8 10 12 14 16 18 20
16
Frequency (MHz)
Figure 2.11: An 141-q of the output of the modulator
order modulator. To give a slightly wider passband than required, an oversampling ratio of
64 (next lowest integral power of 2) is chosen. Figure 2.11 shows a sample spectrum of the
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Figure 2.12:The SNR curve for the modulator of Figure 2.10 when operated with
an oversampling ratio of 64.17
output of the modulator which clearly shows the spectral null in the noise at f/4. The
input is a -10 dB sine wave with frequency of 10MHz. Figure 2.12 shows the SNR curve
for the modulator as determined by simulation of the block diagram. As this figure shows,
the modulator achieves 92 dB SNR at an input power of -4 dB when the oversampling
ratio is 64. For other oversampling ratios, the peak SNR increases by 27 dB (the resolution
by 4.5 bits) with each doubling of the oversampling ratio, as would be the case witha
fourth-order lowpass modulator.
The output V(z) of the modulator is given by (assuming that the input hasa unit
delay which is not shown in the block diagram)
4
V (z)0.004 Uz
4(l + Z
2) E
D (z) D (z)
where D(z) is given by
(2.7)
D (z) = z8 + 3.484z6 + 4.6496z4 + 2.8056z2 + 0.644. (2.8)
While the noise transfer function H(z) is given by
(4
H (z)
1 + z2)
D (z) (2.9)
Using Lee's rule of thumb, I IHI Ice =1.55 < 1.6, [8] indicates that the modulator should be
stable. The NTF has 4 zeros at o = rt/2 and 4 zeros at o= -rt/2. The poles of the NTF are
given below.
Table 2. 1: Poles of the NTF of S18
0.1569±j0.9707
-0.1569±j0.9707
-0.0530±j0.9095
0.0530±j0.909518
The plot of the magnitude of the NTF for S18 is shown below. The pole-zero plot
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Figure 2.13: Magnitude of the NTF for S18
for SI8 is illustrated in the Figure 2.14.
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Figure 2.14: Pole-Zero plot for S18
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2.9 The Second-Order Bandpass Modulator: S12
Even though the eighth-order modulator was the original goal of the project,
previous experience showed that a step by step approach is the onlyway to achieve success.
Hence a second-order bandpass modulator was attempted. This would confirm the
functionality of the resonator and DAC blocks which are used repetitively in the eighth-
order bandpass modulator and also prove the viability of the switchedcurrent technique.
The block diagram of S12 is shown in Figure 2.15. The spectrum of S12can be seen in
-z
1
Figure 2.15: Block diagram for S12: the resonator-comparator
loop for the end of S18.
Figure 2.16. The spectrum of S12 exhibits a SNR of 52dB at oversamplingratio of 64.
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Figure 2.16: Spectrum of S1220
2.10 Resonator
The most critical block in the modulator is the resonator block RESON, whose
transfer function is given by RESON(z) shown below,
RESON(z)-z
1 + z-2
and whose time domain behavior can be described by
iouT(n+ 1) =ilN(n)i OUT (n1)
(2.10)
(2.11)
Figure 2.17 shows a realization of the resonator whichuses three current-copier cells.
With the control signals shown, the output current is supplied byeach cell in a cyclical
manner. The output current of each copier is simply the negative of the current memorized
by that cell during the previous clock cycle. Since the I switch of thecell which last pro-
duced the output current is on at the same timeas the I switch of the cell in the track mode
is, the I0 terminals of these two cells are connected and thecurrent memorized is the sum
tin--..-
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Figure 2.17: The single-ended resonator block, RESON,and its
clock signals21
of the input current and the output current from one cycle earlier. Thus the input-output
relationship for this circuit is
iUT(ri + 1) =(i IN(n)iUT('1)), (2.12)
which is identical to (2.11). The clocking required to achieve this is also shown in
Figure 2.17; while the generation of these signals will be covered in the Chapter 4.
Note that the use of current-copiers to shuffle currents back and forth makes the
negation of the state required by (2.11) come at no cost. This contrasts with switched-
capacitor implementations of this block, which can only accomplish the required inversion
by adding switches and making the circuit differential [15]. Several other features of this
design are also worthy of note. Firstly, mismatch among the current copiers is modulated
to f/3 by the period-3 clock and thus DC errors (such as signal-independent charge
injection) do not appear in the passband. Secondly, the tracking cell hasa full clock period
in which to settle. This contrasts with typical switched-capacitor circuits which have only
half a clock period in which to settle. This, coupled with the inherent speed advantage of
SI, allows the circuit to function at high clock rates.
2.11 Specifications for current copiers used in resonators
In order to design the current copier, its specifications need to be defined. The
resonator requires interconnection of three current copiers for its implementation. This
dictates that the output impedance of each copier must be high and the input impedance
must be low in order to achieve high current transfer efficiency. The current copier cell is
designed so that it has a Rout / Rin ratio of at least 1000 to achieve nearly perfectcurrent
transfer efficiency. Moreover the output currents through thecurrent copier cell have to
settle out to better than 0.1% of their final values to achieve resonator gains ofnear 60dB.
An input impedance of 5052 or less makes the external voltage-to-currentconverter easier22
to implement. Needless to mention, the circuit is required to settle as quickly as possible
for fast operation.
2.12 Previous Work
The target for this thesis is derived from the work done by Vineet Dalal and Srinivas
Pattamatta as part of their Masters' theses [4][5].
The work done in [4] demonstrated that switched-current circuits are viable for the
implementation of a bandpass modulator. In particular, the design of the bandpass
modulator from its lowpass prototype was briefly discussed; a block level design approach
was adopted and a new SI architecture for the pseudo 2-path resonator was developed; the
transistor level implementation of the differential resonator and preliminary simulations
were performed.
The work in [5] included fabrication of the entire modulator which was totally non-
functional. Testing of the resonator indicated that its gain was too low at the resonant
frequency. Testing indicated functionality of some auxiliary blocks like the current source,
DAC and the comparator. Testing also revealed the need for a synchronous reset and a well
defined reset state in the resonator. Lastly, the clock circuit was observed to be functional
but it was not robust.
2.13 Summary
Delta-sigma data converters have several advantages over Nyquist rate converters.
These advantages include high linearity, high tolerance to circuit imperfections and a
reduced anti-alias filter complexity. Bandpass delta-sigma modulators provide the means
for achieving high-resolution conversion of narrow-band signals at high frequencies.23
Bandpass converters retain many of the advantages of their lowpass counterparts, andare
simpler than a combination of a mixer and a lowpass converter.
Realization of delta-sigma modulators with switched current circuitswas presented
as an alternative to the conventional switched-capacitor circuits. The compatibility of SI
circuits with a standard digital process and their potential speed advantageover SC circuits
make them attractive alternatives for this application.
The block diagram of an eighth-order bandpass delta-sigma modulatorwas
illustrated and its performance indicated a peak signal-to-noise ratio of 92dBat
oversampling ratios of 64. The resonator which is main block of the modulator,was
presented. Two current copier cells which could be used in theresonator were also
presented.
The second-order bandpass delta-sigma modulator, SI2, is the design goal of this
thesis. It is expected to exhibit a peak SNR of about 60dB atan oversampling ratio of 64.24
Chapter 3. SCC: A Simplified Current Copier
In this chapter the design of a simplified current copier (SC2) is discussed.The
design of SC2 was pursued because it appeared to offer several advantagesover the RC3
cell used in the earlier work. These advantages include:
i) A simplified current source (lower Rout requirement).
ii) A simplified external voltage to current converter (input impedancesare 50c2
or lower). Testing and interfacing would therefore be easier.
iii) An improved design of the resonator.
This current copier cell, however exhibited inaccuracies in theoutput currents due
to charge injection/clock-feedthrough from the track switches and switchingof the
compensation network. The accuracy of this cellwas too low to allow its use in a resonator
which required 99.9% accuracy.
3.1 The Simplified Current Copier, SC2
A conceptual diagram of the simplified current copier, SC2 is shownin Figure 3.1.
The advantages of SC2 over RC3 stem from the fact that the inputimpedance when the
whole cell is diode-connected is given by 1 /Agni,where A is the gain of the amplifier.
This low input impedance reduces the requiredoutput impedance, simplifying the current-
source and easing the interface. As will be shown shortly, this cell also leadsto an efficient
resonator implementation.25
(b)
2
two-phase non-overlapping clock
i0ut (phase 2) = -iin (phase 1)
Figure 3.1: The simplified current copier, SC2.
3.2 Topology
Figure 3.2 shows the first cut at the design of the current copier core. Ituses a very
large memory transistor (for low noise and reduced susceptibility to clock injection) anda
common-drain common-gate cascade amplifier (for simplified dynamics). The output
Figure 3.2: The simplified current copier core.
L(gm)W (gm)
M1 9.6 144
M2 1.2 48
M3 L2 W2
M4 L2 2*W2
M4b L2 2*W2
M5 3 144
M5b L5 2*W526
resistance of the transistor is greater than 1001a2 (smallest when lin is +1mA). Cascoding
is therefore not necessary. The gate-to-source capacitance of the memory transistor is
greater than 1pF . The CG-CD cascade has a gain of about 20 and a wide bandwidth. The
lb] bias current was set to a large value to reduce the variation in the gm of M1 across the
range of operation of the copier. The Ib2 bias current was made large in order to yield a high
slew rate at node 1 (the maximum amplifier output currents are -±/b2/2). The R4 and C4
elements were chosen for optimal settling, based on the linear model. The memory cell
exhibits a worst case r out/ rinof 3000.
3.3 The Linear Model
Figure 3.3 shows the linear model used to determine the values for the compensation com-
ponents. The state equations for this fairly elaborate model are
=C-1Gv, (3.1)
where
V1 --C1 00 0
V=
V2
,C =0 C2 0 0
,and
v3 0 0 C3 0
V 0 0 0 C4
Figure 3.3: SC2 linear model used for compensation27
-
g4 g4 gm3+ gmb3
-
g4
G =(- gm 1 +g4) -g4 0 -g4 (3.2)
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To determine the optimal component values for fast settling, Matlab was used to
minimize the largest real part of the network poles (the eigenvalues of C-1 G)across the
range of small-signal parameter values that the circuit exhibits. The parameter with the
largest degree of variability is gm1. Figure 3.4 shows the response of the circuit to input
steps of +1mA and -1mA. The circuit exhibits a settling to 0.1% of its final value in about
2Ons, for a maximum clock frequency of 50 MHz.
3.4 The All Transistor SC2
Once the core of the current cell was designed, the next step involved replacing the
compensation resistor, capacitor, the current sources Ibl and 1b2 with transistors. Theuse
of the op-amp in the feedback loop keeps the voltage at the drain of thememory transistor
fairly constant. This simplifies the design of the currentsource. Figure 3.5 shows the SC2
with all transistors. To simplify the design of the currentsource further, the voltage at the
input of the CD-CG amp was reduced to 3V and the circuitwas modified for optimal
performance. A cascode current source of two transistors with its associated bias circuit
was used for the current source 'bp It can be seen that the cascode and memory transistors
are biased separately. The transistor Ma implements the compensation resistor. Figure 3.6
shows that the all transistor current memory cell settles in about 30ns.
3.5 SC2 with ideal switches
The simplified current copier was simulated with ideal switches and it showedclose
to ideal behaviour. The current copier operation can be understood by considering the SC2a)o)
as..-
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Figure 3.4: Transient simulation of the simplified current copier. There is minimal ringingand settling occurs in less than 2Ons.29
L (gm)W (gm) L (gm)W (p.m)
M1 6 96 Mc 1.2 19.2
M2 1.2 43.2 Mcc 24 72
M3 1.2 43.2 Mvb2 1.2 60
M4 1.2 2*24 Msc 1.2 800
M4b 1.2 2*24 Mm 1.2 1200
M5 2.4 72 Msb 1.2 20.4
M5b 2.4 2*72 Mb1 1.2 8.4
Mcr 1.2 24 Mmb 1.2 62.4
Mcc 16.8 22.8 Mb2 1.2 2.4
SW1 1.2 3.6 SW2 1.2 36
t
M5b
Mvb2
M4b
Figure 3.5: The all-transistor simplified current copiera)
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Figure 3.6: Settling Analysis of the all-transistor SC231
with switches shown in the Figure 3.7.When switch T and I are closed SC2 is said to be
in the track mode and when they are open, SC2 is in the hold mode.
When SC2 is in the track mode, M1 sinks the current inv + IB1 and the appropriate
voltage is stored on its gate. When the track switch is opened, M1 maintains itscurrent and
thusiouT = im. Simulations of SC2 were carried out with ideal switches and the
resulting output currents are shown in Figure 3.8. It can be observed that iouT=-INis
achieved. Simulations from Figure 3.8 also indicate accurate settling to the final value of
the currents lmA and -1mA as the case may be. Since the resonator conceptually consists
of three such cells connected together with their track, input and output switches clocked
appropriately, SC2 appears to be a good candidate for use in the resonator which is the main
block in the modulator.
3.6 Resonator
The issues of concern when constructing the resonator using SC2 cellsare
i)Switch resistance (causing higher apparent input resistance and hence lowres-
Figure 3.7: SC2 with ideal switches.32
onator gain)
ii) Amplifier left open loop during hold mode
iii) Connection of the compensation relative to the switches
iv) Variation in amplifier offset causing errors in output currents
v) Reset
Figure 3.9 shows a realization of the resonator which addresses all these issuesat once.
The solution regulates a single current-summing node to guaranteeaccurate current trans-
fer and multiplexes the amplifier and compensation networkso that it is (almost) always in
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Figure 3.8: SC2 simulation with ideal switchesIN
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Figure 3.9: The resonator configuration. A, B and C form a 3-phasenon-
overlapping clock. A, B, C are low when R (reset) is high.
closed-loop configuration. Multiplexing these two circuit elements has the added benefits
of making op amp offset irrelevant, lowering power consumption and reducingarea.
The next step involved simulation of this design of the resonator with ideal
switches. The results are summarised in Figure 3.10. The simulation resultsare in perfect
agreement with the time domain equation of the resonator.
3.7 SC2 with transmission gates for switches
Settling analysis of the circuit shown in Figure 3.7 with switches I, 0 and T
replaced with transmission gates renderred the circuit unstable. The switch sizes usedwere
2.4/1.2 for the track switch and 300/1.2 for the input and output switches.
The SC2 was however found to be stable with transmissiongate switches, only
when the compesation network was connected between thegate and drain of transistor Ml
as shown in Figure 3.12. Connecting the compensation network in this manner reduces the
output resistance of the cell in the hold mode, hence it is required to isolate the drain ofM134
from the gate during the hold mode. This demands that the compensation resistor function
like a switch: connected during track mode and open during the hold mode.
This switching of the compensation resistor can be accomplished by driving the
gate ofMc,but this results in serious clock feedthrough problems. This can be seen in the
simulations from Figure 3.11. The output currents are not within 0.1% of what they ought
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Figure 3.10: The resonator simulation with ideal switches35
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Figure 3.11:Output currents of SC2 for input currents of ±1 mA.
to be, thus the use of the SC2 in the resonator requiring 0.1%accuracy is not feasible. As a
result of these difficulties, the SC2 was abandoned in favour ofthe original RC3.L (gm)W (gm) L (gm)W (p.m)
M1 6 96 Mc 1.2 19.2
M2 1.2 43.2 Mcc 24 72
M3 1.2 43.2 Mvb2 1.2 60
M4 1.2 2*24 Msc 1.2 800
M4b 1.2 2*24 Mm 1.2 1200
M5 2.4 72 Msb 1.2 20.4
M5b 2.4 2*72 Mb1 1.2 8.4
Mcr 1.2 24 Mmb 1.2 62.4
Mcc 16.8 22.8 Mb2 1.2 2.4
SW1 1.2 2.4 SW2 1.2 300
t
M5b_,---,_I
Mvb2
1
M4b
36
2.926-2.987V ill
SW2
I
Figure 3.12: SC2 topology with actual switches37
Chapter 4. Design of Component Blocks
It was shown in Chapter 3 that in spite of its many advantages the simplifiedcurrent
copier, SC2, was unsuitable for use in the resonator. The current copier of choice is thusthe
regulated cascode current copier, RC3. In this chapter, the design of RC3 and otherparts
like the resonator, DAC, comparator and clock circuit is presented. Hspicesimulation of
each of the component blocks is presented as a ratification of the designs. The designand
simulation of SI2, the second order bandpass modulator, is also presented.
The various sub-circuits (RC3, resonator, DAC, clock circuit and comparator)have
been laid out separately (independent of their use in SI2) and theiroutputs have been
brought out to pins to facilitate independent testing. A layoutversus schematic (LVS)
check was done for each of the blocks and the whole chipwas simulated to the pads.
4.1 The Regulated Cascode Current Copier-RC3
The regulated cascode current copier, RC3, used in theresonator is shown in
Figure 4.1. When the track signal, T, is high, RC3 is said to be in the track modeand when
T is low RC3 is said to be in the hold mode. The primaryuse of RC3 is in the resonator
which requires interconnection of three such cells for its implementation.This requires that
the output impedance of each copier must be high and its input impedancemust be low in
order to achieve high current transfer efficiency. A resonator gain of 1000can be achieved
if the current copier has a rout /Tin of atleast 1000. Moreover fast and accurate settling is
always required for higher speed and better performance.
4.1.1 Analysis of RC3
From Figure 4.1 it is evident that the output impedance (in thehold phase) of the
regulated cascode is gm3rds3g.2rds2rdsi. During the track phase, M1is diode connected38
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Figure 4.1: The Regulated Cascode Current Copier, RC3
and the input impedance is equal to 1/gmi.It is observed from the above results that
tour /tinis easily made larger than 1000, which results in good current transfer efficiency
(99.9%) and consequently a gain of 1000 in the resonator block which is sufficient. This
performance is approximately equivalent to an opamp with a gain of 60dB.
A detailed analysis of the settling behaviour of RC3 in [5] indicates that the settling
time of the whole cell can be decreased by reducing the W and L of M2. However, the
output impedance of the cell was affected by the W/L ratio of M2 and hence there is a trade-
off involved between the output impedance and settling time.
4.1.2 Design Procedure
There are various aspects involved in the design of the regulated cascode current
copier, RC3. These include
i)Optimal sizing of the transistors M1, M2 and M3 to obtain rout/rin > 1000 and
to achieve accurate and fast settling.39
ii) Design of current sources Ibi and Ib2. The current sources should be designed
so that they not only provide the required amount of current, but also have high
output impedance so that overall rout / Tin of at least 1000 is maintained.
iii) Sizing of the track, input and output switches. The track switch should be of
minimum size to have minimum charge-injection/clock-feedthrough. To keep
IR drops below 0.1V, the input and output switches should be sized so that they
have a resistance of less than 10052
4.1.3 Transistor Sizing
The sizing of the three transistors in RC3 involves connecting the memory cells in
various configurations to obtain parameters like rout,rin and settling time.
In order to measure the input impedance rin, the circuit shown in Figure 4.2 isset
in the track mode. For both positive and negative input currents the input voltage and the
input impedance are measured.
42 =0.1mA
Figure 4.2: Configuration for measuring input impedance40
Let the input voltages which are the gate voltages of M1 be denoted byVgimax and
Vgimin for positive and negative input currents respectively. Allowing fora switch drop of
0.1 V, the required output voltage range is then Vmm= Vgimin- 0.2to Vmax=Vgimax+ 0.2.
The output impedance is measured by the circuit shown in Figure4.3. In order to
42=a1mA
RC3 under test
Figure 4.3: Configuration for measuring output impedance.
measure the output impedance, the current copier needs to be in the hold mode. The voltage
at the gate of transistor M1 of the current copier in the hold mode isset by another in the
track mode sinking the same amount of current. For positiveand negative output currents
and for output voltages set by and Vmax described above, the output resistance of the
cell is computed. Withrout, mm and rimavailable the worst case rout /rin is then
calculated.41
Z -;21,Z1
I ;E.
11110.111111.10111
Figure 44: Layout of RC3.42
4.1.4 Modified RC-3
The work in [5] proposed connecting the track switch directlyto the input terminal
and is shown in Figure 4.5. This is done so as to bypass the voltage dropacross the input
switch. This increases the dynamic range of the memory cell.
Adjusting for rout/ rtn of 1000 or more and settling of the outputcurrents to within
0.1% of their final values, the transistors were optimally sized. The finalversion of RC3
used in the resonator is shown in Figure 4.5.
4.1.5 Design of the Current Sources
The voltage at the drain of transistorM3is not fixed and hence complicates the
design of the current source. The current source Ibl in Figure 4.5 hasto sustain a current of
1.5mA (as the output node moves with change of signal current),and also maintain a high
output impedance so that overallrout / rtu of the whole cell is greater than 1000. The
Figure 4.5: The modified current copier
Transistor M W/L
M1 65.4/3.6
M2 40.2/1.8
M3 325.2/1.2
0
Two-phase non-overlapping clock43
configuration for the current source Ibi is shown in Figure 4.6. It is implemented witha
regulated p-channel cascode, with the regulation accomplished by a differential pair.
Biasing of the current source is done with another similar one sinking the desired amount
of current. Hspice simulations indicate that the current source hasan output current of
1.54mA for an output voltage range from 0 to 4V. The output impedance of the current
source is about 5 MS2 when the output voltage is 1.7V and 4/%40 when the output voltage
is 3.8V. Simulations of RC3 with the actual current source in place of the idealone
gl
d3
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Figure 4.7: Layout of the 1.5mA current source.45
indicated that such values of the output impedance were required to maintain the desired
rout / Tin of at least 1000. The sizes of the various transistors are tabulated below.
Table 4.1:Transistor Sizes for IP
Transistor W/1_,
Ml, M3 1800/1.2
M2 79.8/1.8
M10, M7,
M6, M12'
M9, M11,
M5
10.2/1.8
M5b 10.2/1.2
M15 12/1.2
The 100[tA current source, Ib2 is a simple p-channel transistor biased appropriately.
The output resistance of this p-channel transistor did however affect the output resistance
of the whole cell since it is effectively in parallel withrds2 and consequently has to be large
enough. A 60/12 transistor was adequate.
4.1.6 Sizing of Track and I/O switches
The track switch was chosen to be minimum size of 2.4/1.2so that there would be
minimum clock-feedthrough and charge-injection resulting from clockingthe input
switches. The input and output switches were so sized that they hada resistance less than
looa Hspice simulations of RC3 shown in Figure 4.1 with actualcurrent sources and
actual switches indicate the cell settles in about 6Ons to within 0.1% of its finalvalue. The
output currents in Figure 4.9 are in response to input currents of +1mA.Ikkkl.'*.W.7ZZIZZZ.Z...,=` tral=11:ZOr.77q.°""'""``.-N
, :Z
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Figure 4.8: Layout of the 1004A current source.
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Figure 4.9: RC3 simulation with actual switches and currentsources showing
the output current in response to input currents of 1 mA.
4.2 Resonator with Reset
The most crucial block in the entire modulator is the resonator. The magnitude
response of the resonator is shown in Figure 4.10. The resonator is realised with three RC3
CO
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Figure 4.10: The magnitude response of the resonator.48
connected together and clocked appropriately as shown in the Figure 4.11. A fourth cell is
added for reset. The operation of this circuit can be understood as follows. During time
cycle A, cell 2 is in the track mode while cells 3 and 4 are in the hold mode. Cell 4sources
the output current iout(n), while cell 3 is sourcing the previous output current iouln-1). Cell
2 sinks the sum of the input current and the output current of cell 3, iin(n)+iour(n-1). In the
next cycle, that is, cycle B, cell 3 is in the track mode while cells 2 and 4 are in the hold
mode. Cell 2 is now connected to the output and since it is in the hold mode, itsources a
current iout(n+1).-iin(n)-jout(2-1). This expression is essentially that the resonator time-
domain equation with n replaced by n+1. During this cycle, cell 3 is connected to the input
and tracks a current equal to -iin(n+/)-iour(n). In the next cycle, that is, cycle C, cell 3 will
be connected to the output and will source a current iout(n+2).-iin(n+/)-iout(n). This
pattern repeats itself and thus this structure implements the desired time-domain equation.
The simulation of the resonator in Figure 4.13 with four RC3 cells with actual
current sources and transmission gates for switches indicated close compliance with the
resonator time domain equation.
iin
cell 1
_J
A+R
B+R
C+R
cell 2 cell 3
C+R
cell 4
A
clocking scheme
0
Figure 4.11: Block-level SI implementation of the bandpassresonator. The `+'
sign indicates the logical OR operation.49
Figure 4.I2:Layout of the resonator with clock circuit.50
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Figure 4.13: Resonator simulation with actual currentsources and switches.51
4.3 Digital-to-Analog Converter (DAC)
All feedback coefficients in the block diagrams for S12 and S18 ale accomplished
with the help of one-bit DACs. S12 requires a feedback coefficient of -0.516 and hence this
requires the DAC to supply a currents of 516mA and -516mA in response to voltages from
the comparator of -5V and +5V respectively.
The macro model of the DAC is shown in Figure 4.14. When switch S is open a
current I flows out through the output. When the switch is closed a current I flows in the
opposite direction. The switch S is clocked by the digital output of the comparator. The
output of the DAC is connected to the input node of the resonator, hence it is required that
the DAC have high output impedance. The current source utilises the same architectureas
that used for RC3 and its transistor schematic is shown in Figure 4.15. Simulations indicate
that the DAC has an output impedance of about 3MS1 at an output voltage of 3.8V and 4MS2
when the output voltage is 1.5V. The current sink is an n-channel current sink. The various
transistor schematics for the current sink and the switch shown in themacro model are
given in Figure 4.16. Simulations for the DAC from Figure 4.17 indicate the output of the
'out
+I
V
Figure 4.14: The macro-model of the DAC
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Figure 4.15: Transistor schematic for the currentsource in the 5161.tA DAC.
DAC sources a current of 5161.tA when the input D is low and -516[LA when the input is
high.
4.4 The Clock Circuit
The various track switches in the resonator need to be clocked by threenon-
overlapping clock phases A, B, C. In order to generate the three basic phasesof the clockBias
4.8/1.8
4.8/1 8
Current Sink
Figure 4.16: The current sink and associated bias for the 51611A DAC.
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Figure 4.17: Simulation of the 5161.tA DAC.
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Figure 4.18:Layout of the 516RA DAC.55
circuit (to control the switches), a finite state machine whose present statenext state table
shown below is used.
Table 4.2:PS-NS table for the clock circuit
PS NS
lxxx 000
0000 001
0001 010
0010 100
0011 001
0100 001
0101 001
0110 001
0111 001
There are some subtelities in the clocking which result from the use of switched-
currents and these warrant further explanation. The guiding consideration behind all timing
requirements is that no topology-determining switch or inactive track switch can be
allowed to change state until after the active track switch has opened. This ensures that the
gate of the memory transistor is isolated before the cell configuration is changed. In
contrast to switched-capacitor circuits, the topology-determining switches can be opened
or closed in any order; there is no need for non-overlap in these signals. A synchronous
reset, R is provided so that when R is high all the the track switches are closed. The circuit
used for the generating the various phases is shown in Figure 4.19. The clock circuitwasCK0.
ORB
DCI -y4 (A)
DFF
>CK
F3--- Y4(A)
4,
DQ
DFF
>CK
118-0.
D Q
DFF
>CK
1
-Y3(I
Y2-
Y3-
Y4-
R 0
-t3 (B) Y2-Tho
Y3-i
714-
- Y2(C)
- Y27)
Figure 4.19: The FSM which generates the three phasesA, B, C for the
clock circuit.
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Figure 4.20: Logic for the generation of track and inputphases.
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auto-laid out using standard cells in Mentor Graphics. The simulation of the clock circuit
indicated compliance with the logic it was designed for and is shown in Figure 4.21.
a -
lOo ace atio 440 000 000
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Figure 4.21: Simulation of the clock circuit.58
4.5 Comparator
For high-speed operation, a current-comparator needs to havea low input
resistance. However, high-speed comparators are most conveniently implemented with
cross-coupled inverters, which have a high input resistance. By noting that during the track
phase the RC3 cell produces a voltage at the IN terminal which is monotonically relatedto
the input current, we see that a voltage comparator connected to this terminalcan be used
to detect whether im is positive or negative.
The circuit topology of the voltage comparator [17] is shown in Figure 4.22 below.
All transistors are of minimum length. Simulations of thecomparator are shown in
Figure 4.23 and indicate that the comparatorcan accurately compare two voltages
separated by less than 0.1v.
The ease of implementation of high speed voltage comparators incomparison to
current comparators has led to the use of a voltage comparator in SI2.
CK -Li -IP.CK
4.84.8 4.84.8
VPOS
3.6
---1 CK
H
1---T--1
3.6
VNEG
3.64.8 4.83.6
Figure 4.22: The voltage comparator.6
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Figure 4.23: Simulation of the comparator.
4.6 S12: The second order bandpass modulator
1000 1250
59
As a result of using a voltage comparator in place ofa current comparator, the
1
z-1 resonator block now implements the transfer function
1 +z-2instead of
1 + z-
2
Figure 4.25 shows the feedback circuitry and theassociated control signals which
make the merged resonator-comparator functionas a second-order bandpass modulator.
The comparator is tripped near the end of the trackphase by rising CK and produces a stable
output by the time CK falls. Thus the comparator provides the smallamount of delay needed
to shift a signal from time slot n to time slotn + 1. The first D-flip flop is clocked by falling
CK so as to latch the comparator output andso produces approximately another one half-
period of delay. The second D-flip flop is clockedso as to hold the input to the current DAC
(IDAC) constant until all track signalsare low; it produces slightly more than one half-
period of delay.60
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Figure 4.24:Layout of the comparator.61
SI2 was simulated using ideal clocks and macro-models to verify its operation as
well as the timing and the polarity of all signals. The results of these simulations are shown
in Figure 4.26. At time zero, SI2 leaves the reset condition, Y= 0 and RESON produces
an output of 0 mA. The RESON output current in the second period is 0.3 mA, which is the
negative of the sum of the -0.5mA feedback current and the 0.2 mA input current of the first
time period. By continuing these calculations, the simulation can be shown to be consistent
with the desired operation of the modulator.
IN0
±0.51 6mA
IN OUT
RESON
VD0
D/2
DAC
CK0
\/
VPOS OK Y
VNEG YB
CM P
I 0
IN OUT
T RC3
CD
0Y
Figure 4.25: SI2, the second order bandpass modulator3
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Figure 4.26:Simulation of the macro-model for S12'ZIS Jo looXtri:Lz't aln2H
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4.7 Summary
The design and simulation of the various sub-circuits used in the modulator like
RC3, resonator, DAC,comparator and clock circuit has been presented. The regulated
cascode current copier, RC3, was designed so as to achieve accurate current copier
operation and requisite rout /tin ratios.
The design of the current source, Ib1 , forRC3was not a trivial task because it had
to source current into a node whose voltage varied continuously with change in input
current. Moreover the output impedance of the current source had to be high so as to
maintain the overall rout/ rin> 1000.
The output of the single bit DAC is connected to the input node of the resonator and
consequently has to be designed to have high output impedance. The clock circuit to control
the various switches in the resonator was implemented with a finite state machineset up to
observe the desired period-3 behaviour.
The various sub-circuits were laid out using Mentor tools anda LVS check was
done for each of the blocks. The whole chip containing the modulator and the sub-circuits
was simulated to the pads.65
Chapter 5. Testing
The chip sent out for fabrication consists of various sub-circuits (RC3, resonator,
1.5mA current source, DAC, clock circuit and comparator) of SI2 connected to dedicated
pins to facilitate independent testing. This chapter describes a plan for testing the various
sub-circuits and also the merged resonator-comparator, SI2. The plan is validated by its
application to the testing of SI8a (fabricated as a part of Srinivas Pattamatta's thesis [5]).
Testing of SI8a brought to light some problems with earlier designs (like reduced gain of
the resonator, a complicated V-I interface, necessity of a robust reset in the clock circuit)
which led us to alter the design of various blocks of the modulator (the 1.5mA and 10011A
current sources, clock circuit, switch sizes) and to investigate new designs of current
copiers (SC2). These lessons provided added motivation for the work of this thesis.
5.1 Testing Schemes
5.1.1 Current Source
A 1.5mA current source is required to bias the regulated cascode current copier,
RC3. Its test set-up is shown in Figure 5.1. Theoutput impedance, measured as the slope
of the V-I graph shown in Figure 5.2, turned out to be 1.12MS2. This was maintained for
output voltages up to 4.1V. The cell was designed for 1.24MS2, 4.2V of swing and meets
its design objectives.
out
Ib 1
Lout
0-5v
Figure 5.1: Test set-up for the 1.5mA current source.66
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Figure 5.2: V-I characteristics of the current source.
5.1.2 Digital-to-Analog Converter (DAC)
The 516p.A DAC is basically a current source which outputsa current of -516p,A in
response to a digital input of 5V and 516pA in response to a digital input of OV. Hence the
test set-up for the DAC is very similar to the current source and is shown below in
Figure 5.3. The response of the DAC to a continually changing digital inputcan be
observed on an oscilloscope and an example waveform is shown in Figure 5.4. Theoutput
impedance of the DAC was measured in a manner similar to thecurrent source was found
to be about 1MS2.
VPout
dac
'out
4.
Figure 5.3:Test set-up for the 51611A DAC.
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Figure 5.4: Output of the DAC clocked at 1MHz.
5.1.3 Comparator
The negative terminal of the comparator was tied to 2.5V and the positive inputwas
swept from 1V to 4V as shown in Figure 5.5. The comparator was clocked at 1MHz. As
can be seen in Figure 5.5, the output of the comparator pulses high whenever the positive
input exceeds 2.5V.
5.1.4 Resonator
The test set-up for the resonator is indicated in Figure 5.6. Theresonator is designed
to have a gain of 1000 at the resonant frequency (fs/4). Test results however indicated that
the gain of the resonator is much lower its design value. Thiscan be observed from the
frequency response of the resonator illustrated in Figure 5.7.4
2.5
1,
5
68
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Figure 5.5: Output of the comparator
5.2 Analysis
It was shown in [5] that the current copier exhibited significant amounts of signal
dependent charge injection. This resulted in the poles of the resonator being outside the unit
circle and consequently the resonator saturated very quickly. An external resistor, Rcomp,
was used as shown in Figure 5.6 to bring the poles back inside the unit circle to facilitate
the frequency response measurement.
in
lout
Rcomp
=
IIES ON
Figure 5.6: Test set-up for the resonator.
V\--02.5V
1KA_
P.to
Figure 5.7: Frequency response of the resonator.
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The main cause of this is that non-minimum size track switches were used.
Simulations of RC3 used in the resonator with non-minimum size track switches indicated
large inaccuracies in the output currents of the current copier. The output of the resonator
with an input signal of 0.25 MHz when clocked at 1MHz is shown in Figure 5.8.
500
0
5
0
1
0
12 14 16 18 low
Figure 5.8: Response of the resonator to an input sinusoidal signal.Chapter 6. Conclusions
6.1 Summary
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The fundamental principles behind delta-sigma modulationwere presented in
Chapter 2. Lowpass and bandpass modulators were presented, with bandpass modulators
proposed for high-speed high-resolution conversion of high-frequency low-bandwidth
signals. Realization of delta-sigma modulators with switched-current (SI) circuitswere
offered as an alternative to the use of switched-capacitor circuits. The compatibility of SI
circuits with digital CMOS VLSI technologies makes them attractive alternatives for this
application. The block diagrams of S18, the eighth order bandpass modulator, and S12, the
merged resonator-comparator sub-block of S18, were also introduced. The implementation
of SI2 was the main objective of the thesis.
Chapter 3 discussed the design of the simplified current copier (SC2). The design
of SC2 was pursued because it appeared to offer several advantagesover RC3 , the
regulated cascode current copier used in the earlier work. These supposed advantages
include a simplified current source, a simplified external voltage-to-currentconverter and
an improved design for the resonator. However this cell could not be made accurate enough
to allow its use in a delta-sigma modulator.
Chapter 4 discussed the circuit level implementation of the various sub-circuitsin
SI2. These include the RC3 cell, the resonator, the comparator, the DAC andthe clock
circuit. The RC3 cell was explored in detail andwas shown to be the current copier of
choice. Various design flaws uncovered in the previous implementation[1] were addressed
and corrections offered. Some of the design changes incorporatedare minimum size track
switches for the current copier, higher output impedances for thecurrent sources and
DACs, an improved clock circuit and an improved design for theresonator.71
Chapter 5 dealt with the testing carried out on the previous chip, SI8a. Thiswas
presented because testing revealed serious problems with the various sub-blocks of the
modulator and provided further motivation for this thesis work. Some of the flaws
encountered were low gain of the resonator and lack of a robust reset in the clock circuit.
Further analysis revealed that the low gain of the resonator could have been dueto the use
of non-minimum size switches and inadequate output impedances for the currentsource.
6.2 Future Work
Once SI2 is tested and found functional, the goal of realizing the single ended SI8
is very much within reach. It would involve only designing circuits to implement the
various scale factors used in the modulator block diagram. The simplified current copier
could be pursued further since it would greatly simplify the currentsource design and
consequently reduce the chip area drastically. Once the single-ended version of the
modulator is implemented, a differential version should be pursued.72
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APPENDIX75
Shown below is the C++ program which is used to model the eighth order bandpass
delta-sigma modulator
/* A C++ program to simulate the operation of the SI8 modulator
#include <stream.h>
class reson {
public:
int n;
double a,b,c; // the currents OUT of the th cells
// Constructors
reson(){ n=0; a=0; b=0; c=0;}
// Member functions.
double operator()( double i);
);
/* return the resonator output and update the internal state */
double reson::operator()( double i ){
double out;
switch(n){
case 0:
a = -(i+b);
out = c;
n = 1;
break;
case 1:
b = -(i+c);
out = a;
n = 2;
break;
case 2:
c = -(i+a);
out = b;
n = 0;
break;
return out;
double sgn(double x){
if(x>=0)
return 1;
else
return -1;
}
*/
main(){
reson r[4];
double in, x[4];
double y1=0, y2=0; // initial state
double sf[]={0.125, 0.2, 0.2, 0.8}; // scale factors
double ff[]={0.125, 0.235, -0.2, -0.516}; // feedback factors
/* As a check, I could compute the ntf by hand and print it. */
while( cin » in ){
x[0] = r[0]( sf[0]*in + ff[0]*y2 );
x[1] = r[1]( sf[1]*x[0] + ff[1]*yl );
x[2] = r[2]( sf[2]*x[1] + ff[2]*y2 );
x[3] = r[3]( sf[3]*x[2] + ff[3]*yl );
y2 = yl;
yl = sgn(x[3]);
// cout «x[0]«.\t'«x[1]<<.\t'«x[2]«'\t'«x[3]<<.\t'« yl « endl;
cout << yl « endl;
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The Macro-model simulation for S12
$ NOTE that all clocks are global
.global vdd vdd2 vss r ck cd
+ ai bi ci ao bo co at bt ct
.PARAM VDD=5 VSS =O
+ Voltage sources
Vddvdd0DC=VDD
Edd2vdd20vdd 0 0.5$Half the supply
Vssvss0DC=VSS
* Clocks(100 MHz)
.macro ckgen 0
Vckck 0PULSE(0 5Onln ln4n10n)
Vcdcd0PULSE(0 53nln ln4n10n)
Vatatl 0PULSE(0 5Onln ln7n30n)
Vbtbtl 0PULSE(0 5 10nln ln7n30n)
Vctctl 0PULSE(0 5 20nln ln7n30n)
Vr
Xat
Xbt
Xct
Xa
Xb
Xc
r 0
atl r
bti r
ctl r
at bt
bt at
ct at
PWL(0,5 2n,5
ator
btor
ctor
ci cosrff
ct ai aosr2ff
bi bosrff
3n,0)
.eom
.MODEL diode D LEVEL=1
.macro not in out
Eo out 0 vdd in 1
.eom
.subckt or inl in2 out
ex out 0 or(2) inl 0 in2 0
+ 1 0
+ 4 5
.ends
.subckt nor inl in2 out
ex out 0 or(2) inl 0 in2 0
+ 1 5
+ 4 0
.ends
.subckt nor3 in1 in2 in3 out
ex out 0 or(3) inl 0 in2 0 in3 0
+ 1 5
+ 4 077
. ends
.subckt nand3 inl in2 in3 out
ex out 0 and(3) inl 0 in2 0 in3 0
+ 1 5
+ 4 0
.ends
.subckt and inl in2 out
ex out 0 and(2) inl 0 in2 0
+ 1 0
+ 4 5
.ends
.subckt srff s r qb q
Xqrqbd qnor
Rqqqd1K
Cqqd0 1p
Xqb s qdqbnor
Rqb qbqbd 1K
Cqb qbd 0 1p
.ends
.subckt sr2ff s rl r2 qb q
Xqrl r2qbd qnor3
Rqqqd1K
Cqqd0 1p
Xqb sqdqbnor
Rqb qbqbd 1K
Cqb qbd 0 1p
.ends
.macro switch sl s2 ctrl
Gswitch s1 s2 vcr pwl(1) ctrl 0 lv,10G 2v,1G3v,100 4v,100
.eom
.macro nch d g s
gds d s vccs g s lm
cgs g s 200f $ ft - 1GHz
rds d s 20k $ gm * ro = 20
.eom
* The regulated cascode track & hold
.macro th io t
Cio io 0100f
Cpg3 020f$This cap is critical during settling
D1 vssiodiode$The diodes model saturation in the t&h
D2io vdddiode
Ibl 0io1.2m
Ib20g350u
Xmiogl tswitch
Xml g2gl 0nch
Xm2 g3g2 0nch M=0.05
Xm3 iog3g2nch78
.eom
* The regulated-cascode current copier
.macro rcic i o ci co cm
Vi iit
Xsiitio ci switch
Xsoolio co switch
Vo ol o
Xth io cm th
.eom
* The resonator
.macro reson i o
Viiit 0
xa it ol ai ao at rcic
xb it ol bi bo bt rcic
xc it ol ci co ct rcic
Voof o 0
.eom
.macro dac d out I=1mA
Il 0 oI
Xdb ddb not
Vooout 0$ for measuring the current
Xs2 o oldb switch
12ol 0 s2*I'
D2vss ol diode
.eom
.macro iscale il i2 ol o2 k=1
vi it i2 0
fl o2 ol vi k
.eom
.macro cmp p n out ck
V1pp p 1m$offset required to prevent perfect balance
Ec cvdd2 pp n 5000 min=-2.5 max=2.5
Xcnccn not
X1 cck p2 olnand3
R1ol p11K
Clpl 00.2p
X2 cn ck pl o2nand3
R2 o2 p21K
C2p2 00.2p
Xoo1 outnot
.eom
.macro si2 i y x
Xr ixreson
Xthjvddth
Xcmp i jy ckcmp
.eom79
Mat lab functions used to find the compensation values for the simplified current
copier
go.m
start
[r4, c4) = comp(gm,c)
fid = fopen('comp.parm','w');
fprintf(fid,'.param r4=%3.1f c4=%3.2f\n', r4, c4);
fclose(fid);
fprintf(`comp.parm file written\n');
start.m
% gm =[ gml gm2 gm3 gmb2 gmb3 ]
% c =[ cgsl cdl cgs2+cgs2b+cd4 ]
% The following come from cc.gmc. These result in large ringing
gm = [1.2421.6361.6000.4100.416
1.711.1.654 1.6040.4120.411
2.0551.6691.6030.4140.406 ];
c = [1.5290.25 0.3
1.5740.25 0.3
1.6130.25 0.3 ];
Thesecome from the nodal capacitances
c = [1.75.741 .387 ];
comp.m
function [r4,c4] = comp(gm,c)
%function [r4,c4] = comp(gm,c)
% Compute the compensation component values which result in
% the fastest settling.
options=[];
[x,y] = fmins( 'settle',[2 0.51, options,[3, gm, c );
fprintf( 'worst case time constant = %3.1f\n', -1/y(8));
r4=x(1); c4=x(2);
settle.m
function s = settle(rc,gm,c)
%function s = settle(rc,gm,c)
% Calculate the settling factors of the second model
% for a variety of gm,c data and return the worst case.
n = size(gm,l);
s = -Inf;
for i=1:n
if size(c,l) == 1
j=1;
else
j=i;
end
p = poles(gm(i,:),[c(j,:) rc(2)), rc(1));
s = max( [real(p) ;s 3);
end
poles.m
function p = poles(gm,c,r)
%function p = poles(gm,c,r)
% Calculate the poles of the linear model
Cinv = diag( 1./ c );
g = l/r;
gmb(2) = gm(4);
gmb(3) = gm(5);
G = [-g g gm(3) +gmb(3)g
g-gm(1) -g 0 -g
0 gm(2)-(gm(2)+gm(3)+gmb(2)+gmb(3)) 0
g -g 0 -91;
A = Cinv * G;
p = eig( A );
comp.parm
.param r4=1.8 c4=1.4580
Various small details if you ever lay out your chip using Mentor Graphics and want it
fabricated with Orbit Semiconductor.
While writing out a gds verson of any of your layouts, you should verify that you
are using the proper process file.
Follow the steps indicated below to write out a Mentor gds file.
iclink -co -so -ic chip2 -d -gds chipgds -o //scrooge/libraries/SCMOS1.2/options_orbit
The steps that should be followed to send a chip to ORBIT are
1) Create a top level cell. This cell should contain only one cell.
for eg: for praveen/thesis/cells/chip/chipl( the actual chip), this is
what I did. I created an another cell chip2, then
I added the cell chip 1 in to it.
If you do not do this then ORBIT will complain about the top cell
not being there in cif(gds) file.
2) compress the cif(gds) file.
3) uuencode the cif(gds).Z file.
4) mail it to foresight@orbsemi.com with the following order form.
This is the order form that should be used to send out any chip to ORBIT.
1-DESIGNER_NAME: Praveen Manapragada
2-COMPANY_NAME:Oregon State University
3-ACCOUNT_ED:OSU
4-STREET_ADDRESS:Dept. of ECE
5-CITY_ADDRESS:Corvallis, OR 97331
6-TELEPHONE_NUMBER:(503)753-1407
7-FAX_NUMBER:(503)737-1300
8-PROJECT_NAME:Analog/Digital Mixed Mode Test Chip
9-PROCESS_REQUESTED:N122P2M
10-CIF_OR_GDS_FELE_NAME: pray.gds
11-TOP_CELL_NAME_IF_GDS: chip2
12-DESIGN_RULES_USED:MOSIS_1.2
13-GRID_ST7F-
14-PROJECT_SIZE_IN_MICRONS: 2520, 3720
15-DESIRED_NUMBER_OF_PACKAGED_PARTS:12
16-DESIRED_NUMBER_OF_LOOSE_PARTS:0
17-A1~ IER_TESTING_I_MAY_BUY_RESIDUALS:0
18-DESIRED_PACKAGE:DIP40_250
19-BONDING_MAP_BElNG_SUPPLIED:NO
20-FORESIGHT _INTERPRETATION_OF_DATA_BASE_LAYERS:81
LAYER CWN:NWELL
LAYER CWP:PWELL
LAYER CAA:ACTIVE
LAYER CSP:P_PLUS_SELECT
LAYER CSN:N_PLUS_SELECT
LAYER CPG:POLY
LAYER CEL:ELECTRODE
LAYER CCP:POLY_CONTACT
LAYER CCA:ACTIVE_CONTACT
LAYER CCE:ELECTRODE_CONTACT
LAYER CMF:METAL1
LAYER CVA:VIA
LAYER CMS:METAL2
LAYER CBA:PBASE
LAYER CCD:PBASE
LAYER COG:PBASE
LAYER XP:PBASE
The GDS layer map:
# Format: <calma-layer> <CIF layer> [<comment>]
# File must be sorted in increasing Calma layer numbers
41 CWP p-well
42 CWN n-well
43 CAA active
44 CSP P+Select
45 CSN N+Select
46 CPG polyl
47 CCP contact2poly
48 CCA contact2aa
49 CMF metall
50 CVA via
51 CMS metal2
52 COG overglass
55 CCE ElectrodeContact(poly2contact)
56 CEL electrode(poly2)
the uuencoded file goes here
Thanks
Praveen